	1	<u>iš</u>
3		

U.S.	UTIL	ITY P	ATENT	APPI	ICATION

S. G. G. LETT T. P. A. E. G. A. T. E. G. T. E. G. T. E. T. E. G. T. E					
SCANNED CO QALTI	PATENT DATE				

APPLICATION NO.	CONT/PRIOR	1.01.400	Tayland Lan	T	
	CONTERIOR		SUBCLASS	ART UNIT	EXAMINER
09/332271		257	,	-28 11	
		7	1 .		

KLAUS FLORIAN SCHUEGRAF RANDHIR P.S. THAKUR

METHODS FOR FORMING WORDLINES, TRANSISTOR GATES, AND CONDUCTIVE INTERCONNECTS, AND WORDLINE, TRANSISTOR GATE, AND CONDUCTIVE INTERCONNECT STRUCTURES

PTO-2040 12/99

PREPARED AND APPROVED FOR ISSUE

ISSUING CLASSIFICATION					
ORIGINA	L	CROSS REFERENCE(S)			
CLASS	SUECLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)		
		a granica in the			
INTERNATIONAL	CLASSIFICATION				
			☐ Continued on Issue Slip Inside File Jacket		

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
a) The term of this patent subsequent to (date)	,			NOTICE OF ALL	OWANCE MAILED
has been disclaimed.	(Assistant	Examiner)	(Date)		
b) The term of this patent shall not extend by ond the expiration date.					
of U.S Patent. No				ISSI	JE FEE
				Amount Due	Date Paid
	(Primary Examiner) (Date)				
c) The terminalmonths of this patent have been disclaimed.				ISSUE BAT	CH NUMBER
The state of the s	(Legal Instrume	ents Examiner)	(Date)		

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.